EPM240 dataheet and pdf
All MAX II devices provide Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry that complies with the IEEE Std. 1149.1-2001 specification. JTAG boundary-scan testing can only be performed at any and all V banks have been fully powered and a time after VCCINT CCIOt amount of time has passed. MAX II devices can also use the JTAG CONFIGII port for in-system programming together with either the QuartusTMsoftware or hardware using Programming Object Files (.pof), Jam
Standard Test and Programming Language (STAPL) Files (.jam) or Jam Byte-Code Files (.jbc).
The JTAG pins support 1.5-V, 1.8-V, 2.5-V, or 3.3-V I/O standards. The of the supported voltage level and standard is determined by the VCCIObank where it resides. The dedicated JTAG pins reside in Bank 1 of all MAX II devices.
more information plz check here:
http://www.seekic.com/newstock/EPM7064LC44-10,EPM7064LC4412,EPM7064LC44-12.html
Author
