ElectronicDesignNet.com is a great place to network with your fellow engineers and discuss technical issues, trends, problems, and ideas. In our discussion area you can interact with your peers, give and get help, and read about interesting discussion topics. You can search to see what has been asked or discussed previously.
Welcome, Guest. To participate, please login or register.
January 07, 2009, 09:03:09 PM
News: Welcome to the ElectronicDesignNet.com Discussion Forums!
I need to keep a constant current applied to a coil with a PWM signal. The current can be set anywhere from .2 to .8 amps. The supply voltages varies as well as the coils resistance when warm. Any ideas will be appreciated. Thanks.
The ’FCT138T devices are 1-of-8 decoders. These devices accept three binary weighted inputs (A0, A1, A2) and, when enabled, provide eight mutually exclusive active-low outputs (–O7). The ’FCT138T devices feature three enable inputs: two active low (E1, E2) and one active high (E3). All outputs are high unless E1 and E2 are low and E3 is high. This multiple-enable function allows easy parallel expansion of the device to a 1-of-32 (five lines to 32 lines) decoder with just four ’FCT138T devices and one inverter. These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
The ’FCT138T devices are 1-of-8 decoders. These devices accept three binary weighted inputs (A0, A1, A2) and, when enabled, provide eight mutually exclusive active-low outputs (–O7). The ’FCT138T devices feature three enable inputs: two active low (E1, E2) and one active high (E3). All outputs are high unless E1 and E2 are low and E3 is high. This multiple-enable function allows easy parallel expansion of the device to a 1-of-32 (five lines to 32 lines) decoder with just four ’FCT138T devices and one inverter. These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
The OP400 GENERAL DESCRIPTION The OP400 is the first monolithic quad operational amplifier that features OP77 type performance. Precision performance no longer has to be sacrificed to obtain the space and cost savings offered by quad amplifiers. The OP400 features an extremely low input offset voltage of less than 150 mV with a drift of under 1.2 mV/°C, guaranteed over the full military temperature range. Open-loop gain of the OP400 is over 5,000,000 into a 10 kW load, input bias current is under 3 nA, CMR is above 120 dB, and PSRR is below 1.8 mV/V. On-chip zener-zap trimming is used to achieve the low input offset voltage of the OP400 and eliminates the need for offset nulling. The OP400 conforms to the industry-standard quad pinout which does not have null terminals.
ADDAC802-CBI-I pdf and datasheet General Description The ADD8608A8A are four-bank Double Data Rate(DDR) Synchronous DRAMs organized as 8,392,608 words x 8 bits x 4 banks, Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Data outputs occur at both rising edges of CK and CK. Range of operating frequencies, programmable burst length and programmable latencies allow th same device to be useful for a variety of high bandwidth high performance memory system applications
Features •2.5V for VDDQ power supply •SSTL_2 interface •MRS Cycle with address key programs -CAS Latency (2, 2.5) -Burst Length (2,4 & -Burst Type (sequential & Interleave) •4 banks operation •Differential clock input (CK, /CK) operation •Double data rate interface •Auto & Self refresh •8192 refresh cycle •DQM for masking •Package:66-pins 400 mil TSOP-Type II
ADDAC802-CBI-I pdf and datasheet General Description The ADD8608A8A are four-bank Double Data Rate(DDR) Synchronous DRAMs organized as 8,392,608 words x 8 bits x 4 banks, Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Data outputs occur at both rising edges of CK and CK. Range of operating frequencies, programmable burst length and programmable latencies allow th same device to be useful for a variety of high bandwidth high performance memory system applications
Features •2.5V for VDDQ power supply •SSTL_2 interface •MRS Cycle with address key programs -CAS Latency (2, 2.5) -Burst Length (2,4 & -Burst Type (sequential & Interleave) •4 banks operation •Differential clock input (CK, /CK) operation •Double data rate interface •Auto & Self refresh •8192 refresh cycle •DQM for masking •Package:66-pins 400 mil TSOP-Type II
GRM155R61A683KA01 pdf and datasheet Solder the capacitor on the test jig (glass epoxy board) in the same manner and under the same conditions as (10). The capacitor should be subjected to a simple harmonic motion having a total amplitude of 1.5mm, the frequency being varied uniformly between the approximate limits of 10 and 55Hz. The requency range, from 10 to 55Hz and return to 10Hz, should be traversed in approximately 1 minute. This motion should be applied for a period of 2 hours in each 3mutuallyperpendiculardirections (total of 6 hours).Solder the capacitor on the test jig (glass epoxy board) showin Fig. 1a using an eutectic solder. Then apply 10Nforce in parallel with the test jig for 10W/Y1sec. The soldering should be done either with an iron or using th reflow method and should be conducted with care so that th soldering is uniform and free of defects such as heat shock.
DESCRIPTION The ADS1100 is a precision, continuously self-calibrating Analog-to-Digital (A/D) converter with differential inputs and up to 16 bits of resolution in a small SOT23-6 package. Conversions are performed ratiometrically, using the power supply as the reference voltage. The ADS1100 uses an I 2C-compatible serial interface and operates from a single power supply ranging from 2.7V to 5.5V. The ADS1100 can perform conversions at rates of 8, 16, 32, or 128 samples per second. The onboard Programmable Gain Amplifier (PGA), which offers gains of up to 8, allows smaller signals to be measured with high resolution. In single-conversion mode, the ADS1100 automatically powers down after a conversion, greatly reducing current consump- tion during idle periods. The ADS1100 is designed for applications requiring high- resolution measurement, where space and power consump- tion are major considerations. Typical applications include portable instrumentation, industrial process control, and smart transmitters. http://www.seekic.com/newstock/ADS8365IPAG,ADS8365IPAGR,ADS-836D.html
Features... Industry’s first programmable logic device (PLD) incorporating system-on-a-programmable-chip (SOPC) integration – MultiCoreTM architecture integrating look-up table (LUT) logic, product-term logic, and embedded memory – LUT logic used for register-intensive functions – Embedded system block (ESB) used to implement memory functions, including first-in first-out (FIFO) buffers, dual-port RAM, and content-addressable memory (CAM) – ESB implementation of product-term logic used for combinatorial-intensive functions High density – 30,000 to 1.5 million typical gates (see Tables 1 and 2) – Up to 51,840 logic elements (LEs) – Up to 442,368 RAM bits that can be used without reducing available logic – Up to 3,456 product-term-based macrocells
Features... Industry’s first programmable logic device (PLD) incorporating system-on-a-programmable-chip (SOPC) integration – MultiCoreTM architecture integrating look-up table (LUT) logic, product-term logic, and embedded memory – LUT logic used for register-intensive functions – Embedded system block (ESB) used to implement memory functions, including first-in first-out (FIFO) buffers, dual-port RAM, and content-addressable memory (CAM) – ESB implementation of product-term logic used for combinatorial-intensive functions High density – 30,000 to 1.5 million typical gates (see Tables 1 and 2) – Up to 51,840 logic elements (LEs) – Up to 442,368 RAM bits that can be used without reducing available logic – Up to 3,456 product-term-based macrocells
Recent Posts
–O7). The ’FCT138T devices feature three enable inputs: two active low (E1, E2) and one active high (E3).
